Selective Hardening Methodology for Combinational Logic - IMT - Institut Mines-Télécom Accéder directement au contenu
Communication Dans Un Congrès Année : 2012

Selective Hardening Methodology for Combinational Logic

Résumé

Defects as well as soft errors are a growing concern in micro and nanoelectronics. Multiple faults induced by single event effects are expected to be seen more often. Thus, reliability has become an important design criterion. In this context we introduce a cost-aware methodology for selective hardening of combinational logic cells. The methodology is based on the SPRA algorithm for calculating logical masking, and it is capable to automatically perform a trade-off between reliability improvements and associated costs, providing a list of the most effective candidates for hardening. The methodology is applied to a set of benchmark circuits using costs extracted from an actual standard cell library. The results then show that the methodology is able to diminish the unreliability of circuits in a cost-effective manner.
Fichier principal
Vignette du fichier
latw_camera.pdf (191.29 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-00695808 , version 1 (09-05-2012)

Identifiants

  • HAL Id : hal-00695808 , version 1

Citer

Samuel Nascimento Pagliarini, Lirida Naviner, Jean-François Naviner. Selective Hardening Methodology for Combinational Logic. IEEE Latin-American Test Workshop (LATW), Apr 2012, Quito, Ecuador. pp.6. ⟨hal-00695808⟩
255 Consultations
457 Téléchargements

Partager

Gmail Facebook X LinkedIn More